Speedcore Software Integration Flow User Guide (UG062)

Speedcore eFPGA



Copyrights, Trademarks and Disclaimers

Copyright © 2021 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries All other trademarks are the property of their respective owners. All specifications subject to change without notice.

NOTICE of DISCLAIMER: The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at http://www.achronix.com/legal.

Achronix Semiconductor Corporation

2903 Bunker Hill Lane Santa Clara, CA 95054 USA

Website: www.achronix.com E-mail: info@achronix.com

Table of Contents

Chapter - 1: The eFPGA Paradigm Shift	6
User Design RTL Hierarchy	6
Defining Engineering Roles	7
User Top Module (UTM)	8
Chapter - 2: Speedcore Software Tool Flow	9
Speedcore Software Flows	
Extended Software Flow	10
Benchmarking and Evaluation Flow	11
Synthesis	12
Place and Route	12
Timing Analysis and Reporting	13
Simulation	
Chapter - 3: Speedcore Boundary Pin Insertion and Placement	15
ACE Auto-insertion	15
Explicit Instantiation	15
Explicit Instantiation via the create_boundary_pins TCL Command	16
Boundary Pin Insertion via PDC Commands	
Modelling Boundary Pins and I/O Ring Constants	17
Chapter - 4: Speedcore ASIC-UTM Timing Integration	19
I/O Ring Timing Constraints	19
Chapter - 5: ACE Software Extensions for Speedcore IP	21
Extending ACE	21
Configuration File	22
Plugging in IP Generator Tools	24

Speedcore Software Integration Flow User Guide (UG062)

	Plugging in an IP Generator	
	IP Generator Input	. 28
	IP Generator Outputs	. 29
Pli	ugging into Reports and Bitstream Generation	
	Power Report Integration	. 31
	Utilization Report Integration	. 33
	Bitstream Generation Integration	. 34
Pli	ugging in External Tools	
	Extending ACE GUI Menus	
	Extending ACE GUI Toolbars	
JT	AG Browser Support for Speedcore	. 47
	JTAG Browser XML Format	. 48
	Example JTAG Browser XML	. 49
	Customized JTAG Browser XML File	. 53
Rev	ision History	78

Protected Document

The full contents of this document are confidential and require a signed non-disclosure agreement (NDA) between Achronix and your company. Talk with your Achronix sales representative about obtaining an NDA.

Gaining access to Achronix confidential design documents requires the following steps:

- 1. Ensure that your company/organization has an active NDA with Achronix.
- 2. Log into your Achronix support portal account. If you do not yet have a support portal account, please refer to "How Do I Register for an Achronix Support Account" to register and set up your account.
- 3. When logged in, click the link "Submit a request" located next to your user name.
- 4. Select **Document Request** under Submit a request.

Submit a request

Please choose your issue below

_

General Support Issue

ACE License Request

Document Request

Synplify Pro License Refresh Request

- 5. When the ticket form is selected, a number of ticket fields are revealed. Enter a description of the document(s) you are wanting to access, and click **Submit** when complete.
- 6. A support engineer will review your request and, if approved, will grant you access to the documents/files.

Note

The fields, Subject and Description are not meaningful for the process, but are nevertheless required to submit the ticket.