

---

# Speedcore ASIC Integration User Guide (UG064)

*Speedcore eFPGA*

---



# Copyrights, Trademarks and Disclaimers

---

Copyright © 2024 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries. All other trademarks are the property of their respective owners. All specifications subject to change without notice.

## Notice of Disclaimer

The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at <http://www.achronix.com/legal>.

## Achronix Semiconductor Corporation

2903 Bunker Hill Lane  
Santa Clara, CA 95054  
USA

Website: [www.achronix.com](http://www.achronix.com)  
E-mail : [info@achronix.com](mailto:info@achronix.com)

---

# Table of Contents

---

<b>Chapter 1 : Introduction .....</b>	<b>1</b>
Scope .....	1
Definition of Terms.....	1
Design Hierarchy.....	1
Responsible Engineer .....	1
<b>Chapter 2 : Speedcore IP Integration Flow Overview .....</b>	<b>2</b>
Performed at the Architectural Stage by the Architect.....	2
Performed by the ASIC Integrator .....	2
Performed by ASIC End Users .....	2
<b>Chapter 3 : Speedcore Front-end (RTL) Integration and Simulation.....</b>	<b>3</b>
Speedcore Architecture.....	3
Fabric Architecture.....	3
Speedcore I/O Pins.....	7
I/O Pin Nomenclature .....	7
<i>Auxiliary Interface</i> .....	7
<i>User Functional Interface</i> .....	8
<i>User DFT Interface</i> .....	8
Pin Selection Guidelines .....	8
Speedcore IP Simulation.....	9

---

Full-Chip Simulation Overview and Deliverables ..... 9

*Achronix Deliverables*..... 10

Full-Chip Simulation Flow With End User Design..... 11

*Instructions for Running the Example Simulation of Speedcore*..... 13

*Overview of the Example Simulation*..... 14

*Instructions for Customizing the Example Testbench for the Project*..... 15

*Custom ASIC Testbench Integration*.....17

**Chapter 4 : Speedcore Static Timing Analysis .....18**

Speedcore Interface Timing Modes and Clocking Scenarios .....18

Functional Simple Timing Mode (STM).....18

Functional Advanced Timing Mode (ATM)..... 20

DFT Timing Mode ..... 21

User Interface Clocking Scenarios ..... 21

*Trunk Clock Interface with Internal Divergence (TCI-I)*..... 21

*Trunk Clock Interface with External Divergence (TCI-E)* ..... 22

*Boundary Clock Interface (BCI)*..... 23

Achronix Supported Procedure ..... 24

Speedcore ASIC Timing Closure Methodology .....25

Speedcore Timing Abstraction Methodology..... 25

How to Handle Speedcore I/O and Timing Modes..... 25

*User Interfaces* ..... 25

*Auxiliary Interfaces*.....26

*Configuration of the Speedcore Instance Mode*.....26

*Disabling Timing Modes Not Applicable to a Specific User Interface* .....26

Clock Related Timing Considerations.....27

*User Clocks* ..... 27

---

<i>Auxiliary Clocks</i> .....	28
<i>Asynchronous Clocks</i> .....	28
<i>Speedcore ETM Library Internally Generated Clocks</i> .....	28
<i>ETM Library-Based Clock-to-Clock Relationships</i> .....	29
<i>Clock Uncertainty</i> .....	29
<i>Clock-to-ASIC I/O Timing Definitions</i> .....	29
<b>Speedcore Timing Corners and Margins</b> .....	<b>30</b>
PVT and RC Corners .....	30
STA Margins .....	31
<b>Speedcore Boundary SDC Generation For Use By ACE</b> .....	<b>32</b>
Timing Analysis Procedure .....	32
SoC STA Modes .....	32
SoC Timing Constraints Definition Recommendations .....	33
<b>Chapter 5 : Speedcore Physical Design Integration</b> .....	<b>34</b>
Floorplan Placement Guidelines .....	34
Aligning Power and Ground Routes to the Speedcore Instance .....	34
Aligning the Speedcore Instance to Signal Pin Routing Grid .....	34
Placement of Logic Blocks Around the Speedcore Instance .....	35
IR Drop Analysis .....	35
<b>Chapter 6 : Speedcore ASIC Integration User Guide Revision History</b> .....	<b>36</b>
Revision History .....	36

---

## Protected Document

The full contents of this document are confidential and require a signed non-disclosure agreement (NDA) between Achronix and your company. Talk with your [Achronix sales representative](#)<sup>1</sup> about obtaining an NDA.

Gaining access to Achronix confidential design documents requires the following steps:

1. Ensure that your company/organization has an active NDA with Achronix.
2. Log into your [Achronix support portal](#)<sup>2</sup> account. If you do not yet have a support portal account, please refer to "[How Do I Register for an Achronix Support Account](#)"<sup>3</sup> to register and set up your account.
3. When logged in, click the link "Submit a request" located next to your user name.
4. Select **Document Request** under Submit a request.

### Submit a request

Please choose your issue below

-
General Support Issue
ACE License Request
<b>Document Request</b>
Synplify Pro License Refresh Request

5. When the ticket form is selected, a number of ticket fields are revealed. Enter a description of the document(s) you are wanting to access, and click **Submit** when complete.
6. A support engineer will review your request and, if approved, will grant you access to the documents/files.

#### Note

The fields, Subject and Description are not meaningful for the process, but are nevertheless required to submit the ticket.

<sup>1</sup> <https://www.achronix.com/company/sales-contacts>

<sup>2</sup> <https://support.achronix.com/>

<sup>3</sup> <https://support.achronix.com/hc/en-us/articles/4404014677268-How-Do-I-Register-for-an-Achronix-Support-Account->