
Speedcore Component Library User Guide (UG065)

Speedcore eFPGA



Copyrights, Trademarks and Disclaimers

Copyright © 2024 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries. All other trademarks are the property of their respective owners. All specifications subject to change without notice.

Notice of Disclaimer

The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at <http://www.achronix.com/legal>.

Achronix Semiconductor Corporation

2903 Bunker Hill Lane
Santa Clara, CA 95054
USA

Website: www.achronix.com
E-mail : info@achronix.com

Table of Contents

Chapter 1 : Introduction	1
ACX_ Prefix.....	1
Chapter 2 : Fabric Architecture	2
Introduction.....	2
Fabric Architecture.....	2
Lookup Table (LUT) Functions.....	4
Six-Input Lookup Table (ACX_LUT6).....	4
Parameters	4
Ports	5
Function	5
Instantiation Templates.....	6
Dual Five-Input Lookup Table (ACX_LUT5x2)	8
Parameters	8
Ports	9
Functions	10
Instantiation Templates.....	11
Speedcore Registers.....	13
Naming Convention.....	13
Register Primitives	14
ACX_DFF (Positive Clock Edge D-Type Register).....	14
ACX_DFFE (Positive Clock Edge D-Type Register With Clock Enable).....	16

<i>ACX_DFFER (Positive Clock Edge D-Type Register With Clock Enable and Asynchronous/Synchronous Reset)</i>	18
<i>ACX_DFFES (Positive Clock Edge D-Type Register With Clock Enable and Asynchronous/Synchronous Set)</i>	23
<i>ACX_DFFN (Negative Clock Edge D-Type Register)</i>	28
<i>ACX_DFFNER (Negative Clock Edge D-Type Register With Clock Enable and Asynchronous/Synchronous Reset)</i>	30
<i>ACX_DFFNES (Negative Clock Edge D-Type Register With Clock Enable and Asynchronous/Synchronous Set)</i>	35
<i>ACX_DFFNR (Negative Clock Edge D-Type Register With Asynchronous Reset)</i>	39
<i>ACX_DFFNS (Negative Clock Edge D-Type Register With Asynchronous Set)</i>	43
<i>ACX_DFFR (Positive Clock Edge D-Type Register With Asynchronous Reset)</i>	47
<i>ACX_DFFS (Positive Clock Edge D-Type Register With Asynchronous Set)</i>	51
Register Macros.....	55
<i>ACX_DFFNEP (Negative Clock Edge D-Type Register With Clock Enable and Synchronous Preset)</i>	55
<i>ACX_DFFEC (Positive Clock Edge D-Type Register With Clock Enable and Synchronous Clear)</i>	58
<i>ACX_DFFEP (Positive Clock Edge D-Type Register With Clock Enable and Synchronous Preset)</i>	61
<i>ACX_DFFNEC (Negative Clock Edge D-Type Register With Clock Enable and Synchronous Clear)</i> ..	64
Boundary Pin Cells.....	67
IPIN (Input Data Pin).....	67
<i>Instantiation Templates</i>	71
ACX_OPIN (Output Data Pin).....	73
<i>Instantiation Templates</i>	77
ACX_CLK_IPIN (Input Clock Pin).....	79
<i>Instantiation Templates</i>	80
ACX_CLK_OPIN (Output Clock Pin).....	80
<i>Instantiation Templates</i>	82
Chapter 3 : Logic Functions	83

ACX_SYNCHRONIZER, ACX_SYNCHRONIZER_N.....	83
Using ACX_SYNCHRONIZER to Synchronize Reset	85
Instantiation Templates	85
Verilog.....	85
Chapter 4 : Clock Functions	86
ACX_CLKDIV (Clock Divider).....	86
Constraints.....	89
Instantiation Templates	89
Verilog.....	89
VHDL	89
ACX_CLKGATE (Clock Gate)	90
Constraints.....	91
Instantiation Templates	92
Verilog.....	92
VHDL	92
ACX_CLKSWITCH (Clock Switch)	93
Constraints.....	97
Instantiation Templates	98
Verilog.....	98
VHDL	98
Chapter 5 : Arithmetic and DSP Functions.....	99
ACX_ALU8	99
Description.....	99
Parameters.....	100

Ports	101
Functions	102
Instantiation Template	103
<i>Verilog</i>	103
<i>VHDL</i>	103
DSP64 Block	104
Description	105
Chapter 6 : Memories	107
ACX_BRAMSDP (20-kb Simple Dual-Port Memory with Error Correction)	107
Memory Organization and Data Input/Output Pin Assignments.....	113
<i>Data Widths Using Parity Pins</i>	113
<i>Address Bus Mapping</i>	115
Read and Write Operations	116
<i>Timing Options</i>	116
<i>Read Operation</i>	116
<i>Write Operation</i>	117
<i>Simultaneous Memory Operations</i>	117
Timing Diagrams	118
Memory Initialization.....	123
<i>Initializing With Parameters</i>	123
<i>Initializing With a Memory Initialization File</i>	123
ECC Modes of Operation.....	126
<i>ECC Encode/Decode Operation Mode</i>	126
<i>ECC Encode-Only Operation Mode</i>	126
<i>ECC Decode-Only Operation Mode</i>	127
Using ACX_BRAMSDP as a Read-Only Memory (ROM)	127

Create an Instance.....	127
<i>Inference Template</i>	128
<i>Instantiation Template</i>	134
ACX_BRAMTDP (20-kb True Dual-Port Memory).....	140
Memory Organization and Data I/O Pin Assignments.....	146
<i>Data Widths Using Extended Data Interfaces</i>	147
<i>Address Bus Mapping</i>	148
Read and Write Operations.....	149
<i>Timing Options</i>	149
<i>Read Operation</i>	149
<i>Write Operation</i>	149
<i>Simultaneous Memory Operations</i>	153
Timing Diagrams.....	154
Memory Initialization.....	159
<i>Initializing With Parameters</i>	159
<i>Initializing With a Memory Initialization File</i>	159
Create an Instance.....	161
<i>Inference Templates</i>	162
<i>Instantiation Templates</i>	167
ACX_BRAMFIFO (20-kb FIFO Memory with Optional Error Correction).....	173
Memory Organization and Data Pin Assignments.....	180
<i>Data Widths Using Parity Pins</i>	181
<i>Read and Write Depth</i>	182
FIFO Operation.....	183
<i>FIFO Reset</i>	183
<i>FIFO Write</i>	183
<i>FIFO Read</i>	183

<i>FIFO Status Signals</i>	184
<i>FIFO Operational Modes</i>	186
FIFO Resets	204
<i>Advanced FIFO Reset Modes</i>	204
Error Detection and Correction.....	207
<i>ECC Encode/Decode Mode</i>	208
Instantiation Template	209
<i>Verilog</i>	209
<i>VHDL</i>	210
ACX_LRAM (4096-bit (128x32) Simple-Dual-Port Memory).....	212
Simultaneous Memory Operations.....	216
Timing Diagram	216
ACX_LRAM Memory Initialization	217
Using ACX_LRAM as a Read-Only Memory (ROM)	217
Create an Instance.....	217
<i>Inference Template</i>	218
<i>Instantiation Template</i>	221
ACX_LRAMFIFO (LRAM-Based 128-Word FIFO Memory).....	222
Parameters.....	224
<i>FIFO Operation</i>	225
<i>FIFO Status Signals</i>	226
<i>FIFO Operational Modes</i>	229
Instantiation Template	241
<i>Verilog</i>	241
<i>VHDL</i>	242
Chapter 7 : JTAG TAP Controller Functions	243

ACX_JTAP_INTERFACE	245
Ports	246
Connection to the JTAP Bus.....	247
ACX_JTAP_REG_UNIT	248
Parameters.....	248
Ports	249
ACX_JTAP_UNIT	251
Parameters.....	252
Ports	253
ACX_JTAP_SHIFT_REG.....	255
Parameters.....	255
Ports	256
Chapter 8 : Speedcore Component Library User Guide Revision History	257
Revision History.....	257

Protected Document

The full contents of this document are confidential and require a signed non-disclosure agreement (NDA) between Achronix and your company. Talk with your [Achronix sales representative](#)¹ about obtaining an NDA.

Gaining access to Achronix confidential design documents requires the following steps:

1. Ensure that your company/organization has an active NDA with Achronix.
2. Log into your [Achronix support portal](#)² account. If you do not yet have a support portal account, please refer to "[How Do I Register for an Achronix Support Account](#)"³ to register and set up your account.
3. When logged in, click the link "Submit a request" located next to your user name.
4. Select **Document Request** under Submit a request.

Submit a request

Please choose your issue below

-
General Support Issue
ACE License Request
Document Request
Synplify Pro License Refresh Request

5. When the ticket form is selected, a number of ticket fields are revealed. Enter a description of the document(s) you are wanting to access, and click **Submit** when complete.
6. A support engineer will review your request and, if approved, will grant you access to the documents/files.

Note

The fields, Subject and Description are not meaningful for the process, but are nevertheless required to submit the ticket.

¹ <https://www.achronix.com/company/sales-contacts>

² <https://support.achronix.com/>

³ <https://support.achronix.com/hc/en-us/articles/4404014677268-How-Do-I-Register-for-an-Achronix-Support-Account->