
Speedcore Software Integration Flow User Guide (UG062)

Speedcore eFPGA



Copyrights, Trademarks and Disclaimers

Copyright © 2024 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedcore, Speedster, and ACE are trademarks of Achronix Semiconductor Corporation in the U.S. and/or other countries. All other trademarks are the property of their respective owners. All specifications subject to change without notice.

Notice of Disclaimer

The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at <http://www.achronix.com/legal>.

Achronix Semiconductor Corporation

2903 Bunker Hill Lane
Santa Clara, CA 95054
USA

Website: www.achronix.com
E-mail : info@achronix.com

Table of Contents

Chapter 1 : The eFPGA Paradigm Shift	1
ASIC RTL Hierarchy.....	1
Defining Engineering Roles	3
User Top Module (UTM)	3
Chapter 2 : Speedcore Software Tool Flow	4
Achronix Tools Flow Overview	4
Speedcore Design Compilation Flows	5
Base Software Flow.....	6
Extended Software Flow	7
Benchmarking and Evaluation Flow.....	8
Synthesis	8
Place and Route	9
Timing Analysis and Reporting.....	9
Simulation.....	9
Full-Chip Simulation.....	10
Chapter 3 : Speedcore Boundary Pin Insertion and Placement	11
ACE Auto-insertion.....	11
Explicit Instantiation.....	11

Explicit Instantiation via the create_boundary_pins Tcl Command	12
Boundary Pin Insertion via PDC Commands	12
Example PDC For Boundary Pin Insertion	13
Chapter 4 : Speedcore ASIC Timing Integration	14
I/O Ring Timing Constraints	15
Chapter 5 : Plugging in Reports and Bitstream Generation.....	16
Power Report Integration.....	16
Power Reporting Modes.....	16
Power Data File XML Format.....	17
Utilization Report Integration	18
Utilization Data File XML Format.....	19
Chapter 6 : Speedcore Software Integration and Flow User Guide Revision History	21
Revision History.....	21

Protected Document

The full contents of this document are confidential and require a signed non-disclosure agreement (NDA) between Achronix and your company. Talk with your [Achronix sales representative](#)¹ about obtaining an NDA.

Gaining access to Achronix confidential design documents requires the following steps:

1. Ensure that your company/organization has an active NDA with Achronix.
2. Log into your [Achronix support portal](#)² account. If you do not yet have a support portal account, please refer to "[How Do I Register for an Achronix Support Account](#)"³ to register and set up your account.
3. When logged in, click the link "Submit a request" located next to your user name.
4. Select **Document Request** under Submit a request.

Submit a request

Please choose your issue below

-
General Support Issue
ACE License Request
Document Request
Synplify Pro License Refresh Request

5. When the ticket form is selected, a number of ticket fields are revealed. Enter a description of the document(s) you are wanting to access, and click **Submit** when complete.
6. A support engineer will review your request and, if approved, will grant you access to the documents/files.

Note

The fields, Subject and Description are not meaningful for the process, but are nevertheless required to submit the ticket.

¹ <https://www.achronix.com/company/sales-contacts>

² <https://support.achronix.com/>

³ <https://support.achronix.com/hc/en-us/articles/4404014677268-How-Do-I-Register-for-an-Achronix-Support-Account->