# Using Encrypted Source Files with ACE



#### V1.1 - June 18, 2024

**Application Note** 

Designers need a way to protect their source IP, and that is often achieved by way of encrypted RTL. The Achronix tool flow using ACE and Synplify Pro supports the use of encrypted IP to enable protection of all or part of an IP's RTL.

Achronix supports the IEEE 1364-2005 standard of Verilog for encryption in ACE. This standard of encryption is also supported by Synplify Pro, Modelsim/Questasim, VCS, Incisive, and Riviera.

Achronix provides a script called encrypt\_ACE\_IP.PL in each ACE installation that can be used to encrypt some or all of the RTL files in a design. This script uses a common encryption method where a random AES-128 session key is used to encrypt the file(s) in question to create an encrypted data block. The same session key is then encrypted within an RSA keyblock for each specific tool vendor, using the tool vendor's public key. The resulting encrypted data block and encrypted key block are bundled together into an encryption envelope. Each tool vendor uses its own private key to handle decryption of the vendor-specific keyblock to retrieve the session key, and subsequently decrypt the file(s). The decrypted file is never written back to disk. Instead, after synthesis or place and route, the design is re-encrypted before being written back out to a file.

This tutorial demonstrates how to encrypt source RTL, and use that encrypted RTL through the Achronix tool flow using Synplify Pro and ACE.



Figure 1 • Encrypted IP Flow Chart

# Step 1: Request the Tutorial Files

For this tutorial, two files are needed:

- Tutorial archive, Speedcore\_Encrypted\_Compile\_RefDesign\_RD016.zip
- Updated script encrypt\_ACE\_IP.PL

To request these files, please file a **document request** ticket at **support.achronix.com**, with the subject "AN008 Tutorial Files".

#### (i) Note

In order to file a support ticket, you will need to register for a support account. Details can be found in the support article, How Do I Register for an Achronix Support Account?.

## Step 2: Unzip the Tutorial Files

Unzip Speedcore\_Encrypted\_Compile\_RefDesign\_RD016.zip into a suitable work area. This archive contains the following files and directories:

#### Table 1 • Tutorial Archive Structure

Directory		Description
run_encrypt.sh		Script to encrypt RTL source files
src		Source file directory
	./ace	Contains example ACE project file, Tcl script to load files and run flow
	./constraints	Contains the SDC constraint file
	./rtl	Contains the source RTL files
	./syn	Contains example Synplify project, Tcl to load design files, log and output files

## Step 3: Encrypt Selected RTL Files

A designer can encrypt all or only some of their source RTL files by using the Achronix-supplied utility, encrypt\_ACE\_IP.PL. This utility needs be run only once.

In the top level of the work area there is a shell script run\_encrypt.sh which needs to be modified to point to the appropriate versions of files and directories used in this tutorial:

1. Verify the list of files in the directory src/rtl that need to be encrypted:

rtl\_list\_of\_files\_to\_encrypt="picorv32.v"

2. Change the path to the Achronix release to an absolute path that is appropriate for your site.

path\_to\_achronix=<path\_to\_ACE\_install\_location>

3. Verify the path to the Perl encryption script, encrypt\_ACE\_IP.PL :

path\_to\_encrypt=\$path\_to\_achronix/Achronix-linux/doc/encrypt\_ACE\_IP.PL

4. After modifying this script as needed, run it to create encrypted RTL file(s). The RTL files defined in the variable \$rtl\_list\_of\_files\_to\_encrypt are moved to the directory src/rtl/ encrypt\_ACE\_IP\_dir/. The script encrypts the entire RTL file and then writes the encrypted files in the same directory. The file extension of the encrypted versions is .vp.

% ./run\_encrypt.sh

If a user wishes to encrypt only a section of the Verilog code in a file, the user needs to add pragma statements surrounding the desired encrypted section of the files.

Partially encrypted Verilog is supported in ACE, and can be useful when interfaces for modules are to be exposed, but not the modules themselves.

```
'pragma protect begin
// Code to encrypt
'pragma protect end
```

#### 👍 Caution!

Partially encrypted Verilog is no longer supported in Synplify Pro, as of release 2022.09 and newer. Per Synopsis: "This is an enhancement done to avoid the risk of exposing key details when RTL is encrypted using multiple keys." . Attempting to partially encrypted Verilog in a later version of Synplify Pro will result in the following error written to the .srr-file

@E: CG217 :"out.v":10:0:10:8 |Detected partially encrypted module in out.v. This is not supported.

To work around this restriction, simple separate the blackbox-module definitions that need to be exposed into a separate file.

# Step 4: Run Through Flow with Synplify Pro and ACE

ACE 10.0 introduced a unified ACE tool flow. This new streamlined ACE project structure and flow fully integrates synthesis, simulation, and place-and-route into a single ACE project ( \*.acxprj ) file and a single graphical user interface. This tutorial will cover both flows:

- Discrete ACE tool flow
- Unified ACE tool flow

Select which ever flow is appropriate to the project's needs.

```
Discrete ACE Tool Flow
```

### Set up the Synthesis Project

1. Change to the Synplify directory of the work area:

% cd <your\_work\_area>/src/syn

- 2. In the script run\_synplifyPro\_load\_verilog.tcl, modify the variable set path\_to\_achronix to point to the Achronix release area as was done for the shell script run\_encrypt.sh as shown above.
- 3. Start Synplify Pro:

```
% synplify_pro
```

If Synplify Pro comes up with a project loaded, click on the "Close Project" button to close it

4. Load the example project by selecting File → Open Project... then click on Existing Project and choose the file <work\_area>/src/syn/partial\_encrypted\_ref\_design.prj. Alternatively, a Tcl script is available to create the project. Use the Tcl command window to type:

V1.1 – June 18, 2024

% source run\_synplifyPro\_load\_verilog.tcl

The Synplify Pro home screen should now appear similar to the figure below:

• Synplify Pro (R) U-202	з.	.03X-2 - [/tmp/encryption_der	mo/partial_	en	cryption_	ref_desig	n/s	rc/s	yn/	proj_	1.prj	(Unsave	
🥌 🛅 <u>F</u> ile <u>E</u> dit <u>V</u> iew <u>P</u> rojec	ct	<u>R</u> un A <u>n</u> alysis HDL- <u>A</u> nalyst <u>O</u> pt	ions <u>W</u> indow	/ 1	We <u>b</u> <u>H</u> elp								
🛯 🚱 🔮 🔲 💋 👹 🦑	Ď		■ 🖞 🚺		ໜ vcs 🛛								
o Run		Synplify Pro®											
		Ready											
Open Project	-	Project Files Design Hierarchy		1	Project Statu	us Imple	mer	ntatio	n Di	rectory	P	rocess Vie	N
没 Close Project		Achronix Speedster7t : AC7tFSC	C04A100R1		<b>a</b>			Pro	ject	Sett	ings		
🛃 Add File		[proj_1] - /tmp/encryption_de	emo/partial_e		Project Nan	ne	Т	Imp	lem	entati	on Na	me	
Change File		Logic Constraints (SDC)			,								
Add Implementation		- 💭 rev_1		4	9			F	Run	Statu	IS		
Implementation Options				J	ob Name	Status	<b>n</b>	⚠	0	CPU Time	Real Time	Memory	Date/Time
R Add P&R Implementation				(	Compile	Complete							
🔍 View Log					Input	Complete							
Frequency (MHz):				1	Premap	out-of- date							
O200 • Auto Const.				Ī	Map &	out-of-							
Automatic Compile			•	(	Optimize	date							
Continue on Error				_									
broj_1 * <out date="" of=""></out>													
Information													Ø
License: synplifypro_achr Licensed Vendor: achronix	co: K	nix from server cad2											
% cd /tmp/encryption_demo	<b>5</b> /]	partial_encryption_ref_desi	gn/src/syn										
% source run_synplifyPro_	_1	oad_verilog.tcl											
8													
TCL Script Messages													
												(	

#### Figure 2 • Synplify Pro Home Screen After Loading/Creating the Project

 5. Expand the Project File tab's Logic Constraints and Verilog folders, and if necessary, scroll to the bottom. Notice that the encrypted RTL file (.vp file extension) is listed just above the top-level RTL file (picorv32\_axi\_top.v), which is always listed last.

### Compile the Design in Synplify Pro

1. Click on the **Run** button to compile the project. The synthesis is complete when the status reports Done.

Synplify Pro (B) U-2023.03X-2 - [/tmp/encryption_demo/partial_encryption_ref_design/src/syn/proi_1.pri (Unsave 🛇 🔿 🔊								
S ☐ File Edit View Project	Run Analysis HDL-Analyst Options Window	/ Web <u>H</u> elp		.,,.,.,.,				
🕒 🕏 🔲 🖄 🖬 🏈 🗘	) 🗈 🕫 🖓 🖓 🖓 🚱 😵 📰 罪 🚺	🕪 vcs 💿 📰	] ∷+0					
• Run	Run     Synplify Pro®     Denci: 0 errors 10 wornings 61 notes							
	Done: 0 errors, 10 warnings, 61	notes						
Open Project	Project Files Design Hierarchy	Project Status	Impler	mentation Directory	Process View			
Close Project	Achronix Speedster/t: AC/tFSC04A100R1	$\odot$		Project Setti	ngs			
Add File	<ul> <li>Iproj_1] - /imp/encryption_demorpartial_e</li> <li>Verilog</li> </ul>	Project Name	proj_1	Device Name	rev_1: Achronix Speed:			
Add Implementation	g picorv32.vp [work] picorv32_axi_top.v [work] ->WARN	Implementation Name	rev_1	Top Module	[auto]			
Implementation Options	ace timing.sdc	Pipelining	1	Retiming	1			
RR Add P&R Implementation	ev_1	Resource Sharing	1	Fanout Guide	200			
Frequency (MHz):		Disable I/O Insertion	1	Disable Sequential Optimizations	0			
O 200 O Auto Const.		Clock Conversion	1	FSM Compiler	1			
Automatic Compile		4		I	×			
					ତ 🛙			
# Tue Jun 4 15:44:27 2024	(							
Return Code: 1 Run Time:00h:00m:14s Complete: Map on proj_1 re	v_1							
Complete: Logic Synthesis 0	on proj_1 rev_1				•			
8					<b></b>			
TCL Script Messages								

Figure 3 • SynplifyPro Home Screen After Project is Compiled

- 2. Exit the Synplify Pro session by selecting File  $\rightarrow$  Save and File  $\rightarrow$  Exit.
- 3. Confirm that the modules defined in run\_encrypt.sh are not readable in the rev\_1/picorv32\_axi\_ top.vm output Verilog file from Synplify Pro.

O Mate Terminal	$\odot$ $\otimes$ $\otimes$
File Edit View Search Terminal Help	
<pre>// Written by Synplify Pro // Written by Synplify Pro // Product Version "U-2023.03X-2" // Program "Synplify Pro", Mapper "map202303acx, Build 206R" // Tue Jun 4 15:44:26 2024 // Part : AC7tFSC04A100RICOREC1 // Project path : /tmp/encryption_demo/partial_encryption_ref_design/src/syn/proj_1.prj // Implementation : rev_1 // Source file index table: // Object locations will have the form <file>: // file 0 '\usr/local/cad/synopsys/SynplifyPro/U-2023.03X-2/lib/generic/speedster7t.v " // file 1 '\usr/local/cad/synopsys/SynplifyPro/U-2023.03X-2/lib/log/hypermods.v " // file 3 '\usr/local/cad/synopsys/SynplifyPro/U-2023.03X-2/lib/vlog/scemi_objects.v " // file 3 '\usr/local/cad/synopsys/SynplifyPro/U-2023.03X-2/lib/vlog/scemi_pipes.svh " // file 4 '\utmp/encryption_demo/partial_encryption_ref_design/src/syn//rtl/encryt_ACE IP_dir/picorv33 // file 6 '\usr/local/cad/synopsys/SynplifyPro/U-2023.03X-2/lib/vlog/scemi_pipes.svh " // file 6 '\usr/local/cad/synopsys/SynplifyPro/U-2023.03X-2</file></pre>	2.vp "
<pre>`timescale 100 ps/100 ps 'pragma protect begin_protected 'pragma protect version=1 'pragma protect valor="default" 'pragma protect author="default" 'pragma protect encrypt_agent="based on Synplify encryptP1735.pl" 'pragma protect encrypt_agent="based on Synplify encryptP1735.pl Version 1.1" 'pragma protect encrypt_agent="base64", line_length=76, bytes=256) 'pragma protect key_keyowner="Synplicity" 'pragma protect key_keyowner="Synplicity" 'pragma protect key_method="rsa" 'pragma protec</pre>	

Figure 4 • Sample

## Set up the ACE Project

1. Change directories to the ACE work area, and launch ACE:

```
% cd <your_work_area>/src/ace
% ace
```

0	ACE - Achronix CAD Environmer	nt - Version 10.0.1 💿 🔿 🛞
File Edit Actions Window Help		
i 🧀 🛯 🖕 🔄 🛠 🗈 🖬 i 😨 🦂	2 : 🖻 🖻 🗃 🗃 📲 📮 : 💸 👞 : (	۲ ۹
隆 Projects 🗙 🗖 🗖	E Options ×	
8		
0		
		This area will display reports, logs, and editors.
the Flow X Multiprocess		
▶ 1▶ ■ 8		
▼ ■ ③ IP Configuration		
□ ▲ Generate All IP Design Files		
E 2 RTL Simulation	📮 Tcl Console 🗙	🖓 🔝 🛈 📤 ≩ 🗎 🗧 🗖
Bun Synthesis	ACE Achronix CAD Environmen	t Version 10.0.1 Build 590980 Date 2024-06-0
Run Gate-level Netlist Simulat	(c) Copyright 2006-2024 Achron	ix Semiconductor Corp. All rights reserved.
A Place and Route	all messages logged in file /h	ome-tahoe-n6/karlkoehler/.achronix/ace 2024 06 04 16 1
E Design Completion	INFO: License ace-v1.0 on server	cad12-8 achronix local (9791 of 9800 licenses availabl
🕨 🖃 💿 FPGA Programming	cmd>	
<u>,</u>		
	1	30M 0T 512M

Figure 5 • ACE GUI before Loading a Project

#### (i) Note

Ensure to remove any existing project from the Project Perspective's Project tab.

2. Load the example project by clicking on **File** → **Load Project...** and selecting <your\_work\_area>/src/

ace/partial\_encryption\_ref\_design.acxprj , then click **Finish**. Once the project has loaded, double-click **Generate Final Simulation Netlist** in the Flow window to run the project through the flow.

0	ACE - Achroni	ix CAD Environmen	t - Version 10	0.0.1			$\odot$ $\otimes$ $\otimes$
File Edit Actions Window Help							
🤗   🛛 🕼 📥 ! 🛷 🗈 🟗 ! 🛛 🖇	> : 🖻 🖪 😰 🏢	🗗 🖨 i 😹 🔩 i 🔇					Q
Projects x □ □ <sup>1</sup> → <sup>1</sup> <sup>1</sup> → <sup>1</sup> <sup>1</sup> → <sup>1</sup> <sup>1</sup> → <sup>1</sup> <sup>1</sup> <sup>1</sup> → <sup>1</sup>	E Options ×						
8 Flow X Multiprocess B B B B B B B B B B B B B			This	area will dis	play reports, lo	gs, and edit	ors.
E      RTL Simulation	Tcl Console ×			<b>₽</b>	AI 🛈 🔺		8 🗖 🗖
<ul> <li>Synthesis</li> <li>A Run Synthesis</li> <li>A Run Gate-level Netlist Simulat</li> <li>Place and Route</li> <li>Design Completion</li> <li>FPGA Programming</li> </ul>	ACE Achron (c) Copyright all messages INEO: License ar	nix CAD Environment t 2006-2024 Achron: logged in file /ho ce-v1 0 on server ( t "partial encrypt	t Version ix Semiconduc ome-tahoe-n6/ cad12-8_achro ion ref desi	10.0.1 ctor Corp. (karlkoehle onix local gn.acxprj"	Build 59098 All rights er/.achronix/ (9791 of 980	0 Date reserved. ace_2024_0 0 licenses	2024-06-0 06_04_1431 S_availabl
		4	7M of 512M	1			

Figure 6 • ACE GUI Loading

3. After loading the project, the screen should appear as follows:

ACE - Achronix CAD Environment - Version 10.0.1 - partial_encryption_ref_design->impl_1 (AC7tFSC04A100R1) 📀 📀 🛞								
File Edit Actions Window Help								
: 🤗 📙 🐚 🗁 i 🛷 🗈 🟗 i 🗷 🖇	• 1 🖻 🖱 🗑 🔳 😜 두 1 🖗 🖦 1 🤇	۹						
Projects × □ <p< th=""><th>Options ×      Project: partial_encryption_ref</th><th></th></p<>	Options ×      Project: partial_encryption_ref							
8 ▶ € partial_encryption_ref_design	Implementation: impl_1  Project Options							
	<ul><li>Simulation</li><li>Synthesis</li></ul>							
	<ul> <li>Place and Route</li> <li>Advanced Place and Route</li> </ul>							
	Timing Analysis     Report Generation	This area will display reports, logs, and editors.						
No Flow x Share Multiprocess □ □	Bitstream Generation     FPGA Download							
IP Configuration     A Generate All IP Design Files								
<ul> <li>RTL Simulation</li> <li>Synthesis</li> <li>Run Synthesis</li> <li>Run Gate-level Netlist Simulat</li> <li>Place and Route</li> <li>Design Completion</li> <li>FPGA Programming</li> </ul>	Tcl Console x set_impt_option: The option named set_impl_option: The option named set_impl_option: The option named set_impl_option: The option named cmd>	<pre>     Set O A Rest of the set of the set</pre>						
	4	3M of 512M						

Figure 7 • ACE GUI Project before Running

4. Because synthesis has already been run, uncheck the "run Synthesis" flow step.

ACE - Achronix CAD Environment - Version 10.0.1	- partial encryption ref des	ign->impl 1 (AC7tFSC04A100R1) 🛇 🔿 🚿
File Edit Actions Window Help	partial_citerypron_ter_acs	
· · · · · · · · · · · · · · · · · · ·	)   🌬 👞   🖓	۹
C Projects X	E Options ×	
<sup>™</sup>	Project: partial_enc Implementation: impl_1	
	Project Options	
	Simulation	
	→ Synthesis	
	▶ Place and Route	
	Advanced Place and R	
	▶ Timing Analysis	This area will display reports, logs, and editors.
	Report Generation	
	Bitstream Generation	
♣ Flow × ► ► ■ 8 ■ □	EPGA Download	
▼	, IT GA Dominoud	
Generate All IP Design Files		
Contraction		
	Tcl Console ×	A A A A A A A A A A A A A A A A A A A
A Run Gate-level Netlist Simulation	all messages logged in	file /home-tahoe-n6/karlkoehler/.achro
▼ ■ ④ Place and Route	INFO: License ace-v1.0 on	server cad12-8.achronix.local (9791 of
🖃 🛦 Run Prepare	<pre>cmd&gt; restore project "/tm</pre>	p/encryption demo/partial encryption re-
🖃 🛦 Run Place	<pre>cmd&gt; disable_flow_step "r</pre>	un_synthesis"
🗌 🛦 Run Post-Placement Timing Analysis		
🖿 🔺 Run Route	cmd>	
	44M of 512M	

### Figure 8 • Unchecking

Alternatively, in the Tcl Console type following command to set up the project and run the flow:

source run.tcl

ACE - Achronix CAD Environment - Version 10.0.1 - partial_encryption_ref_design->impl_1 (AC7tFSC04A100R1) 📀 🔗 🛞											
File Edit Actions Window Help	File Edit Actions Window Help										
🤗   L G 🛆   🛠 🗈 🖬 ! Ø 🖇	?   🖻 🖱 🔮 🏢 🗗 📮   🔆 🔩   (	<b>)</b>   🗇 🤤	\$ \$			Q					
🚰 Projects 🗙 📃 🗖	E Options ×	Placer	ment Re	🗎 Routing Repo 🗙	»» <sub>4</sub>	- 8					
Image: Second state of the second	Project: partial_encryption_ref Implementation: impl_1 > Project Options > Simulation > Synthesis > Place and Route	Rout ACE 2024-0 Design Devica Gener Host: 1 Routin	Achronix CAD Env Achronix CAD Env ar partial encryption ar Ac71FSC04A1000 ated on Tue Jun 41 e17.achronix.local g Summary	rt ironment Version 10.0.1 - _ref_design - impl_1 - picon &1 .6:22:13 2024	Build 590980 /32_axi_top	Date					
▼ 🖻 🙆 Place and Route	Advanced Place and Route	place	d:	4564 of 4564 instanc	es.						
■ ✓ Run Prepare [15 warnings]	▶ Timing Analysis	route	d:	4690 nets (of 4690 r	outable)						
■ ✓ Run Place [5 warnings]	Report Generation	so	urce without sinks	0							
Run Post-Placement Timing	Bitstream Generation	sir	ngle in/inout pin	630							
✓ Run Post-Route Timing Anal	> EPGA Download		driven	0							
🗌 🛕 Generate Post-Route Simula	, IT GA DOWINGUU	dr	iver not placed	0							
🗌 📥 Run Post-Route Netlist Simu		dr	iver is a blackbox	0							
🤝 🖃 💿 Design Completion			erane fanout	2 971/12							
<ul> <li>Post-Process Design</li> <li>Post-Process Design</li> <li>Run Final DRC Checks [1 wa</li> <li>Post-Process Process Pr</li></ul>	Tcl Console x completed transmitting metadata. Profile SendClockDomains Tcpu 1:0 GUIProfiling: Clock Nets data rea GUIProfiling: Clock Nets data par cmd>	5/+0(0+0 d in cpu sed in c	<pre> .) Twck 9:39/- time 0.00 se putime 0.00 * </pre>	+0 Mpk 2188/+0.0 conds (usertime 0 seconds (usertime	Mcur 1846 .01 secon 0.00 sec	3 □ □ 3/+0.0 ids syste conds sys 2					
	2	34M of 51	2M 📆								

Figure 9 • ACE Screen After Project Compilation

5. Exit from ACE. Inspect the resulting Verilog output file in impl\_1/output/picorv32\_axi\_top.v to confirm that the modules defined in run\_encrypt.sh are encrypted in the ACE output.

## Unified ACE Tool Flow

### Set up the ACE Project

1. Ensure that Synplify Pro is available. Set the "ACX\_SYNPLIFY\_TOOL\_PATH" environment variable. On the bash shell:

export ACX\_SYNPLIFY\_TOOL\_PATH=`which synplify\_pro`

If using C-shell, then the following will do the same:

```
setenv ACX_SYNPLIFY_TOOL_PATH `which synplify_pro`
```

2. If ACE was already started but the the synthesis step did not run, this situation can still be easily fixed by entering:

set ::env(ACX\_SYNPLIFY\_TOOL\_PATH) /path/to/synplify\_pro

3. Then add the files to the project:

ACE - Achronix CAD Environment - Version 10.0.1 - partial_encryption_ref_design->impl_1 (AC7tFSC04A100R1) 📀 🔗 🛞								
File Edit Actions Window Help	File Edit Actions Window Help							
8 8 8 4 8 8 9	🔗 i 📔 🖪 📾 🔠 😜	🗣 i 🕺 🐟 i 💡 i 🗇 🗇 🖑 🔍						
😤 *Projects 🗙 🗖 🗖	E Options ×	□ □ Placement Re Routing Repo × »4 □ □						
	Project: partia Implementation: impl	al_encryption_ref Routing Report						
0	Add RTL Files to	"partial_encryption_ref_design"						
⊘ Recent								
🔂 Home		Name - Size Modified						
		☐ picorv32.v 92.4 kB 13 May 2019						
Desktop		picorv32.vp 128.8 kB 15:15						
Documents								
Downloads								
J Music								
Pictures								
		*.* 👻						
		Cancel Open						
	GUIProfiling: Clock	Nets data parsed in cputime 0.00 seconds (usertime 0.00 seconds sys						
Place and Route     A Run Prepare	<pre>cmd&gt; add_project_sou</pre>	<pre>urce_files {{/tmp/encryption_demo/partial_encryption_ref_design/src/</pre>						
■ A Run Place	cmd>	ri -						
	Mate Terminal	228M of 512M						

### Figure 10 • Adding Encrypted RTL Source File to the ACE Project

4. Add both the unencrypted top-file and the just encrypted file to ACE as RTL source file (using '\*.\*' as filter). The project should now appear as follows:

ACE - Achronix CAD Environment - Version 10.0.1 - partial_encryption_ref_design->impl_1 (AC7tFSC04A100R1) 📀 🔗 🛞									
File Edit Actions Window Help									
: 🤗   L 🕞 占 i 🛠 🗈 🗈 i 📀 🖇	2   🖻 🖱 😰 🏢 🗗 🧬 I 🖗 🐁 I	<u>ନ</u>							
🚰 *Projects 🗙 🗖 🗖	E Options ×	Clock/Reset partial_enc × "7							
Image: Source     Image: Source       Image: Source	Project: partial_encryption_ret Implementation: impl_1 Project Options Simulation Synthesis	<pre>1// 2// Written by Synplify Pro 3// Product Version "U-2023.03X-2" 4// Program "Synplify Pro", Mapper "map202303; 5// Tue Jun 4 16:45:21 2024 6// Part : AC7tFSC04A100R1C0REC1 7// Project path : /tmp/encryption_demo/parti; 8// Implementation : rev_acx</pre>							
	<ul> <li>Place and Route</li> <li>Advanced Place and Route</li> <li>Timing Analysis</li> </ul>	9// 10// Source file index table: 11// Object locations will have the form <file: 12// file 0 "\/usr/local/cad/synopsys/Synplify 13// file 1 "\/usr/local/cad/synopsys/Synplify</file: 							
Place and Route	<ul> <li>Report Generation</li> <li>Bitstream Generation</li> </ul>	<pre>14// file 2 "\/usr/local/cad/synopsys/Synplify 15// file 3 "\/usr/local/cad/synopsys/Synplify 16// file 4 "\/mnt/scratch11/builds/Achronix/re</pre>							
Image: Synthesis     Image: Synthesis	FPGA Download	<pre>17 // file 5 "\/mnt/scratch11/builds/Achronix/re 18 // file 6 "\/mnt/scratch11/builds/Achronix/re 19 // file 7 "\/mnt/scratch11/builds/Achronix/re 20 // file 8 "\/mnt/scratch11/builds/Achronix/re 21 // file 9 "\/mnt/scratch11/builds/Achronix/re</pre>							
<ul> <li>Run Synthesis</li> <li>Run Gate-level Netlist Simul</li> <li>Place and Route</li> <li>Run Prepare</li> <li>Run Place</li> <li>Run Post-Placement Timing</li> <li>Run Route</li> <li>Run Route</li> </ul>	Tel Console × Running Synplify Pro from: /mnt/s U-2023.03X-2 Generating Synplify project file ####################################	<pre></pre>							
	2	278M of 512M 🗍 TCL: run -step "run_synthesis": (0%) 👝 🖷							

Figure 11 • Running the Synthesis Flow Step in ACE

5. Just as with Synplify, source files can be dragged and dropped into the correct order. Ensure that the file containing the **top** module is at the bottom. Now click the **Run** button to complete the flow.



ACE - Achronix CAD Environment - Version 10.0.1 - partial encryption ref design->impl 1 (AC7tFSC04A100R1) 📀 🔿 🛞								
File Edit Actions Window Help								
🔗 🛛 🖕 🗄 🛠 🗈 🗄 🕅 🌮 🛙	9 🖪 🗐 🗍	🗗 🖨 i 🕅 🎉 i 🖓 i	(-)			Q		
C Projects X	Doptions ×		Utilization	Timing Repo ×	<b>»</b> 7			
Image: Second 2 process         Image: Second 2 process	Project: Implementation Project Op Simulation Synthesis Place and Advanced Timing Ar	partial_encryption_r on: impl_1 n n Route Place and Route nalysis	Timing Report - Routed ACE Achronix CAD Environment Version 10.0.1 Build 590980 2024-06-03 23.13 Design: partial encryption ref_design impl_1 - picorv32_axi_top Device: AC7tFSC04A100R1 C1 0.90V 0C Generated on Tue Jun 416-56-01 2024 Host: fe17.achronix.local Timing Analysis at: C1 0.90V 0C Time unit: 1 ns  Current Results Summary					
<ul> <li>▶ ■ ● ● ● ●</li> <li>▼ ● ● ● ●</li> <li>▼ ● ● ■ P Configuration         <ul> <li>▲ Generate All IP Design Files</li> <li>▶ ● ● RTL Simulation</li> <li>▼ ● ● Synthesis</li> <li>▼ ◆ Run Synthesis</li> </ul> </li> </ul>	<ul> <li>Report Ge</li> <li>Bitstream</li> <li>FPGA Dow</li> </ul>	eneration Generation vnload	Critical Timing Paths - Slow Corner - Setup (max)     Critical Timing Paths - Slow Corner - Hold (min)					
<ul> <li>A Run Gate-level Netlist Simulation</li> <li>Place and Route</li> <li>Run Prepare [14 warnings]</li> <li>Run Place [5 warnings]</li> <li>Run Post-Placement Timing Analy</li> <li>Run Route [5 warnings]</li> <li>Run Post-Route Timing Analysis</li> </ul>	Tcl Console Overall flow Progress run	<pre>x completed in 5 seco deviation 0.640000</pre>	econds. Peak memory usage is 2188 MB. Cputime 4 secon					
		3821	1 of 512 <mark>M <u> </u></mark>					

Figure 12 • Successful Synthesis Run in ACE

Once synthesis completes, the place-and-route source files now contains the fully-encrypted netlist. Verify the fact that the file is indeed encrypted by double-clicking the file name in the GUI. If the place-and-route netlist is not encrypted, double-check that the unencrypted .v file was not added by mistake.



Figure 13 • Viewing the Automatically Generated Encrypted Gate-Level Netlist in ACE

## Supported Simulation Tool Versions

This tutorial does not take users through running the encrypted Verilog files in a simulation; however, below lists the simulation tool versions that support encrypted netlist files:

Simulator	Support Version
ModelSim/Questasim	v10.1c or newer
VCS	G-2012.09 or new
Riviera	Riviera-pro-2011.10 or newer
IES	15.20-s008 or newer



## Achronix Semiconductor Corporation

2903 Bunker Hill Lane Santa Clara, CA 95054 USA Website: www.achronix.com E-mail : info@achronix.com

Copyright © 2024 Achronix Semiconductor Corporation. All rights reserved. Achronix, Speedster and VectorPath are registered trademarks, and Speedcore and Speedchip are trademarks of Achronix Semiconductor Corporation. All other trademarks are the property of their prospective owners. All specifications subject to change without notice.

### Notice of Disclaimer

The information given in this document is believed to be accurate and reliable. However, Achronix Semiconductor Corporation does not give any representations or warranties as to the completeness or accuracy of such information and shall have no liability for the use of the information contained herein. Achronix Semiconductor Corporation reserves the right to make changes to this document and the information contained herein at any time and without notice. All Achronix trademarks, registered trademarks, disclaimers and patents are listed at www.achronix.com/legal.